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Abstract—Aiming to improve the performance features of
conventional two-level dual-active-bridge (DAB) converters, this
paper presents a three-level neutral-point-clamped (NPC) DAB
dc-dc converter. A general modulation pattern is initially defined,
the dc-link capacitor voltage balancing is analyzed in detail,
and a proper balancing control is designed. Then, a set of
decoupled optimization problems are formulated as a function
of the available modulation degrees of freedom to minimize the
predominant converter losses. Finally, a simple and practical
specific modulation strategy is provided resembling the optimum
solutions. The good performance of the proposed three-level NPC
DAB converter operated with the proposed modulation strategy
and voltage balancing control is verified through simulation and
experiments. The capacitor voltage balancing can be guaranteed
for all operating conditions. In addition, it is concluded that
the multilevel topology provides benefits compared with the
conventional two-level DAB converter.
Index Terms—Active neutral point clamped, bidirectional dc-
dc converter, capacitor voltage balancing, dual active bridge,
efficiency optimization, multilevel converter.
NOMENCLATURE
VZ z-side dc-link voltage.
vCz1, vCz2 z-side capacitor voltages.
vz z-side transformer voltage.
Vz,h Phasor of the h-th harmonic of vz .
iz z-side transformer current.
Iz,h Phasor of the h-th harmonic of iz .
ipz,h Component of the h-th harmonic of iz in
phase with the h-th harmonic of vz .
iqz,h Component of the h-th harmonic of iz in
quadrature with the h-th harmonic of vz .
n Transformer turns ratio.
d Primary-referred dc voltage gain.
L Transformer leakage inductance.
fs Switching frequency.
tb Blanking time.
αzi1,αzi2 z-side inner switching angles.
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αzo1,αzo2 z-side outer switching angles.
αz1 Average value of αzi1 and αzo1.
αz2 Average value of αzi2 and αzo2.
∆αz,min Minimum value of αz2 − αz1.
ϕ Phase shift between va and vb.
P DAB transferred power.
Xf Optimum αz1, αz2, and ϕ of function Ff .
XPrS αz1, αz2, and ϕ of the modulation proposed
in Section IV-D.
XPSM αz1, αz2, and ϕ of the conventional phase-
shift modulation.
I. INTRODUCTION
THE two-level (2L) dual active bridge (DAB) was orig-inally presented in [1], and since then, the DAB and
its variants (three phase, current fed, half-bridged DAB, etc)
have been widely studied in the isolated bidirectional dc-
dc conversion area [2], [3]. The original single-phase DAB
configuration is composed by a high-frequency single-phase
transformer where full-bridge 2L voltage-fed converters are
located at the primary and secondary sides. In the conven-
tional phase-shifted modulation (PSM), a square-wave voltage
waveform is generated by each full bridge. These two voltages
are phase shifted in order to transfer power between both dc
links. The phase-shift angle magnitude and sign determine the
transferred power magnitude and direction, respectively.
Let us define the dc conversion ratio as the primary-referred
dc voltage gain, d = VB/(VA · n), where VA and VB are the
dc-link voltages and n is the transformer turns ratio.
When d = 1, PSM achieves zero-voltage switching (ZVS)
in all switch turn-on transitions over the whole power range
[1]. However, when d 6= 1, the transformer rms current
increases significantly compared to the case d = 1 (for the
same transferred power) and ZVS is limited to high powers,
hence leading to higher conduction and switching losses, and
lower efficiency, especially at low loads [4], [5].
Each DAB full bridge can also generate a zero transformer
voltage, which represents two additional degrees of freedom
(DoF) to improve the DAB efficiency. Several modulations
have been defined taking advantage of these DoF.
References [5]–[7] present modulation strategies using only
one of the above additional DoF in order to reduce the con-
duction losses (within transformer and semiconductor devices)
and switching losses for d 6= 1. Switching losses are typically
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Fig. 1. Topology of the proposed 3L dual-active-bridge dc-dc converter with phase legs a1, a2, b1, and b2 depicted as single-pole triple-throw switches.
reduced either by minimizing a suitably defined objective
function or by extending the ZVS operating range.
References [4], [8], [9] present modulation strategies using
both of the above additional DoF. This leads to improved
results compared to the previous set of modulation strate-
gies [4], [8]. For instance, [9] proposes a triangular current
modulation and a trapezoidal current modulation (TRM-TZM),
where the transformer current is actively shaped in order to
gain zero-current switching transitions at low loads, which
helps reducing the switching losses. On the other hand, [4]
studies the minimum transformer rms current solution and the
results reveal that the optimum modulation strategy tends to
the triangular current modulation for low powers and PSM for
high powers. For medium powers, a transitional modulation is
defined.
A possible path to increase the available DoF to further
improve the DAB performance is to introduce multilevel (ML)
topologies in the DAB structure. Moreover, ML topologies
[10] offer several additional advantages. On one hand, for a
given power rating and semiconductor technology, they allow
operating at higher dc voltages, which allows increasing the
conversion efficiency. On the other hand, for a given dc-
link voltage rating, they allow operating with lower-voltage-
rated devices with better performance features, reduce both
switching and conduction losses, reduce the total harmonic
distortion of voltage and current waveforms, and improve the
converter fault-tolerance capacity.
References [11]–[15] introduce three-level (3L) neutral-
point-clamped-type legs into the DAB topology, but only [15]
addresses the dc-link capacitor voltage balancing, which is a
critical issue when the multiple voltage levels are generated
through a simple series connection of capacitors. Reference
[15] proposes a novel modulation and control scheme to
achieve capacitor voltage balancing for the topology shown
in Fig. 1, verified via simulation.
This paper is a revision and an extension of [15], including
the following new contributions: the analysis of the effect of
the transformer current harmonics into the capacitor voltage
balancing, the optimization of the modulation strategy param-
eter values in order to minimize the converter losses, and the
experimental verification of both the optimized modulation
strategy and the capacitor voltage balancing control.
The paper is organized as follows. Section II presents the
fundamentals of the modulation strategy. Section III presents
the capacitor voltage balancing control, where the effect of
the transformer current harmonics into the capacitor voltage
balancing is discussed. Section IV presents the performance
optimization study and proposes a practical solution for the
modulation strategy parameters based on the results. Section V
presents simulation and experimental results to verify the
modulation and control performance, and Section VI outlines
the conclusions.
II. MODULATION
Fig. 2 represents the two leg voltages of a full bridge
made up of 3L legs in the most general case, assuming
a single connection to the top and bottom voltage levels
per switching cycle. To force that the average value of
vz equals zero (where z ∈ {a, b}), it is necessary that
vCz2 · δz1 − vCz1 · δz3 = vCz2 · δz4 − vCz1 · δz6. This
leaves us with 6 DoF (independent variables) in each con-
verter full bridge (e.g., δz1, δz2, δz3, δz4, δz5,φz) leading to
a total of 13 DoF in the full converter when considering
the phase-shift between va and vb. In this study, to force
a symmetrical operation of both legs, it is set δz4 = δz1,
δz5 = 360
◦ − (δz1 + δz2 + δz3), and δz6 = δz3. Four DoF
remain in each converter full bridge (δz1, δz2, δz3,φz) leading
to a total of 9 DoF in the full converter when considering
the phase-shift between va and vb. For convenience, the
nine DoF are represented by a new set of independent vari-
ables (αao1,αao2,αai1,αai2,αbo1,αbo2,αbi1,αbi2,ϕ), depicted
in Fig. 3, where the switching angles boundary values are
0◦ ≤ αzi1 ≤ αzi2 ≤ 90◦
0◦ ≤ αzo1 ≤ αzo2 ≤ 90◦.
(1)
Fig. 2. Analysis of maximum DoF in a 3L DAB.
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In Fig. 3, it is shown that with the proposed modula-
tion scheme, a maximum of five-levels are generated in vz
voltage waveform. vz has a fixed switching-state sequence
(va switching-state sequence can be seen on top of Fig. 3).
The switching states are represented as (xy)z , where x, y ∈
{1, 2, 3} indicate the z-side dc-link point to which nodes z2
and z1 are connected, respectively.
Two out of the four DoF in each converter full bridge (αzi1−
αzo1 and αzi2 − αzo2) affect the capacitor voltage balancing
and therefore have to be reserved for the capacitor voltage
balancing control. The remaining two DoF (αz1 = (αzi1 +
αzo1)/2 and αz2 = (αzi2 + αzo2)/2) can be used to optimize
the converter performance. Under capacitor voltage balance,
it should be typically verified that
αzo1 = αzi1 = αz1
αzo2 = αzi2 = αz2.
(2)
As in the 2L DAB, the fundamental components of voltages
va and vb are phase shifted ϕ degrees, hence building a current
ia in the leakage inductance L of the transformer. Assuming
(2), the magnitude of ϕ determines the amount of power being
transferred and the sign of ϕ determines the direction; i.e., for
ϕ > 0 power flows from a-side to b-side and for ϕ < 0 the
power flows in the opposite direction.
It should be noted that, in any case, vz voltage waveform
has odd symmetry (vz(θz) = −vz(−θz)). Assuming (2), vz
also presents half-wave symmetry and even-order harmonics
are eliminated in va, vb, vL, and ia waveforms. Then, the
transformer voltages and currents can be defined in terms of
their different harmonics as
vz =
∑
h=1,3,5,...
[‖Vz,h‖ · sin(h · θa + arg(Vz,h))]
ia = -n · ib =
∑
h=1,3,5,...
[‖Ia,h‖ · sin(h · θa + arg(Ia,h))] (3)
where h is the harmonic number, Vz,h and Ia,h are the voltage
and current harmonic h phasors,
Va,h = Va,h + j · 0
Vb,h = Vb,h (cos(h ·ϕ)− j · sin(h ·ϕ))
Vz,h =
2VZ
pih
[
cos
(
h(90◦ − αz1)
)
+ cos
(
h(90◦ − αz2)
)]
Ia,h = (Va,h −Vb,h/n)/XL,h
XL,h = j(2pi · h · fs · L),
(4)
|Vz,h| is the peak value of the amplitude of harmonic vz,h,
Z ∈ {A, B}, n is the transformer turns-ratio, and fs is the
switching frequency.
The transferred power considering a lossless system is
P =
1
2
∑
h=1,3,5,...
‖Va,h‖·‖Ia,h‖·cos
(
arg (Va,h)−arg (Ia,h)
)
.
(5)
If P > 0, then power is transferred from a-side to b-side,
and vice-versa if P < 0.
The maximum power that can be transferred for a given VA
and VB/n, is defined by (5) when αz1 = αz2 = 90◦, ∀z, and
ϕ = 90◦.
Fig. 3. Voltage waveforms va1, va2, va, vb, and vL, and current waveform
ia for the proposed modulation. Switching states for a-side are shown on top
of the figure. All waveforms are plotted assuming VA = VB/n.
Equations (3) to (5) are used in Section IV, considering all
harmonics up to order h = 63.
III. CAPACITOR VOLTAGE BALANCING
Fig. 4 shows two examples of the capacitor voltage behavior
under the absence of a closed-loop control. In Fig. 4(a) an
initial a-side capacitor voltage unbalance is assumed and in
Fig. 4(b) a small perturbation in a-side switching angles is
introduced to account for switch and gate driver non-idealities
(parameter dispersion, etc). Both cases lead to unacceptable
capacitor voltage oscillations over long periods of time and
even permanent unbalances that could destroy the devices
due to an excessive blocking voltage, besides leading to
non-optimal operating conditions. Therefore, a closed-loop
capacitor voltage balancing control is required.
Capacitor voltage unbalance in voltage-source ML convert-
ers is an important issue [10] and many solutions have been
proposed for modulations with high switching-to-fundamental
frequency ratios. However, the proposed modulation does not
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Fig. 4. Simulation results for vCa1, vCa2, vCb1, and vCb2 under the following conditions: VA = 100 V, Cz = 100µF, b-side load resis-
tance RB = 58.1 Ω, and ϕ = 60◦. (a) Transient response with an initial a-side unbalance (vCa1(0) = 40 V, vCa2(0) = 60 V) and
{αzi1,αzo1,αzi2,αzo2} = {30◦, 30◦, 60◦, 60◦}, ∀z. (b) Transient response with a small perturbation in a-side switching angles ({αai1,αao1,αai2,αao2} =
{28◦, 32◦, 62◦, 58◦}, {αbi1,αbo1,αbi2,αbo2} = {30◦, 30◦, 60◦, 60◦}).
fall into this category, and hence a new control scheme has to
be designed.
A. Control Operating Principle and Control Scheme
The current injected into or drawn from the neutral point of
the dc-link alters the ratio between the two dc-link capacitor
voltages. This current is
i2z = Sz12 · iz − Sz22 · iz, (6)
where Szj2 is equal to 1 when leg zj is connected to dc-link
point 2z , and 0 otherwise.
To preserve the capacitor balance, the total charge injected
into the neutral point within a switching cycle has to be equal
to zero.
Let us first consider the effect of the fundamental compo-
nent of iz (iz,1), as its amplitude is greater than each of the
harmonic amplitudes. Current iz,1 can be decoupled into a i
p
z,1
component, in phase with vz,1 (the fundamental component of
vz), and into a i
q
z,1 component, in quadrature with vz,1. This
can be mathematically expressed as
vz,1 = Vz,1 · sin(θz)
iz,1 = i
p
z,1 + i
q
z,1 = I
p
z,1 · sin(θz) + Iqz,1 · cos(θz).
(7)
Currents ipz,1 and i
q
z,1 are depicted in Fig. 5, together with
vz . The shaded areas in Fig. 5 represent the electrical charge
injected into (positive sign) or drawn from (negative sign) the
z-side dc-link neutral point by these currents. If (2) is verified
(i.e., there is quarter-wave symmetry), the total charge injected
into the neutral point by both currents is zero for a whole
switching cycle. However, if a voltage unbalance exists, the
inner (αzi1, αzi2) and outer angles (αzo1, αzo2) can be modified
in order to inject or draw a non-zero charge during a switching
cycle. This charge will only be provided by ipz,1 since the total
charge injected by iqz,1 is zero thanks to the odd-symmetry of
vz .
Fig. 6 shows the proposed control scheme for the capacitor
voltage balancing. This control scheme modifies the initial
switching angles (αz1,αz2) on a per-unit basis by means of
control variable uz , resulting from the processing of error
Fig. 5. Voltage vz and the in-phase and in-quadrature components of iz
fundamental component (ipz,1 and i
q
z,1). The yellow areas depict the injected
(+) or drawn (-) charge from the z-side dc-link neutral point by ipz,1 and i
q
z,1.
Fig. 6. Control scheme for the capacitor voltage balancing.
variable ez by the compensator transfer function (Kz ·Hz(s)).
Additional details can be found in [15].
B. Influence of the Transformer Current Harmonics on the
Capacitor Voltage Balancing
Current iz will typically contain non-negligible harmonics.
Their effect on the capacitor voltage balancing needs to be
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Fig. 7. Voltage vz and the in-phase and in-quadrature components of iz 3rd
harmonic (ipz,3 and i
q
z,3). The yellow areas depict the injected (+) or drawn
(-) charge from the z-side dc-link neutral point by ipz,3 and i
q
z,3.
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Fig. 8. Simulation results for vCa1, vCa2, vCb1, and vCb2 and the amplitude
of the first five harmonics of ia during a capacitor voltage balance recovery
transient starting at t = 1 ms. Conditions: αz1 = 60◦, αz2 = 80◦, ∀z;
VA = 100 V, RB = 60 Ω, and a steady-state ϕ = 26.4◦.
assessed.
As an example, Fig. 7 depicts the charge injected into
or drawn from the neutral point by the in-phase and in-
quadrature components of the third harmonic of iz (i
p
z,3 and
iqz,3, respectively), when vz has quarter-wave symmetry.
The odd symmetry of vz guarantees that for all harmonics,
the in-quadrature component of the current (iqz,h), does not
affect the capacitor voltage balancing. On the other hand, the
half-wave symmetry of vz guarantees that for all harmonics
(in this case, only odd harmonics are present), the in-phase
component of the current (ipz,h), does not affect the capacitor
voltage balancing.
According to the modulation pattern presented in Fig. 3,
voltage vz will always present odd symmetry. Therefore, i
q
z,h
will never affect the capacitor voltage balancing. If in addition
to odd symmetry, voltage vz presents half-wave symmetry
(i.e., vz presents quarter-wave symmetry), then neither the
iz fundamental component nor any harmonic will affect the
capacitor voltage balancing. This can be verified in the case
of the third harmonic presented in Fig. 7. When the capacitor
voltage balance is lost, the control action will force that vz
losses its half-wave symmetry, preserving only odd-symmetry.
In this case, the in-phase fundamental component of iz and
the in-phase component of all iz harmonics will introduce a
non-zero charge into the neutral point, affecting the capacitor
voltage balance. However, since the fundamental component
amplitude is typically much larger than the harmonic am-
plitudes, it can be reasonably assumed that the fundamental
component effect will be larger than the joint effect of all
other harmonic currents. The presented control is based on
this assumption. As an example, Fig. 8 presents the amplitude
of the first harmonics of ia during a capacitor voltage balance
recovery transient. All harmonic amplitudes always remain
much lower than the fundamental component amplitude, and
the proposed voltage balancing control operates well and is
able to quickly recover the balance of a-side capacitor voltages
without perturbing the balance of b-side capacitor voltages.
IV. PERFORMANCE OPTIMIZATION
Five DoF are available to force the desired power transfer
and optimize the converter performance: αa1, αa2, αb1, αb2,
and ϕ. Variable ϕ is typically determined by the output
voltage closed-loop control and controls the power transfer.
Therefore, simple closed-form expressions of αa1, αa2, αb1,
and αb2 as a function of ϕ that provided good performance
in most cases would be highly desirable to define a general-
purpose practical modulation that takes advantage of the
available DoF. The final goal of this section is to propose
such modulation pattern.
The main performance figure of the DAB converter is
the efficiency. As shown in [16], [17], transformer copper
losses and switch conduction and switching losses on the
2L DAB, represent an 80-90 % of the total losses. It seems
reasonable to assume that these losses are also predominant
on the presented 3L DAB. Ideally, one would like to find
out the values of the modulation parameters (αa1, αa2, αb1,
αb2, and ϕ) that minimize the addition of all these losses
on every converter working point, defined by {VA, VB, P}.
However, this global optimum is strongly dependent on the
constructive and operating parameters of the converter, which
define different relative weights on the loss components.
In order to gain insight into the global optimization problem
from a general perspective, it is decoupled into three simpler
optimization problems. Three different objective functions that
only depend on the transformer current values, one associated
to conduction losses and the remaining two associated to
switching losses, are defined. Each of the three optimization
problems leads to a different optimal solution, but from the
analysis of their common features, a set of practical closed-
form expressions to obtain the modulation parameters for ev-
ery operating point, providing good performance (in general),
is finally proposed.
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Fig. 9. MOSFET-based 3L active neutral-point-clamped leg used to imple-
ment legs a1, a2, b1, and b2.
The proposed modulation and capacitor voltage balancing
control can be applied with any leg topology functionally
equivalent to a single-pole triple-throw switch built upon any
suitable set of semiconductor devices, operated at any voltage
and current levels, and any switching frequency. However,
for the sake of model simplicity and convenience in the
experimental implementation, it will be assumed that legs a1,
a2, b1, and b2 are implemented using 3L active neutral-point-
clamped legs built upon metal-oxide semiconductor field-
effect transistors (MOSFET) (Fig. 9). The legs are operated
according to [18], which guarantees a blocking voltage of
VZ/2 on each switch.
A. Objective Function Associated to Conduction Losses
The conduction losses in the transformer windings and
MOSFETs (mainly conducting through the MOSFET channel)
are essentially proportional to the square of the transformer
rms current, I2a,rms. Hence, in order to minimize these losses,
objective function
F1 = Ia,rms =
√
1
2
∑
h=1,3,5,...
‖Ia,h‖2 (8)
is defined.
B. Objective Functions Associated to Switching Losses
In the topology of Fig. 9, the leg output terminal is con-
nected to one of the three dc-link terminals or levels. In the
transition between adjacent levels, some switches turn off and
some others turn on. The switching losses will be concentrated
on the first switch turning on or the last switch turning off,
depending on the leg output-current direction. Let us designate
as Type I the transitions where the losses are concentrated on
a switch turning on (and on the associated turning-off diode),
and Type II the transitions where the losses are concentrated
on a switch turning off.
Regardless of the type of switching transition, in a first
approximation, assuming ideal diodes and small parasitic
drain-to-source capacitances, the energy lost in a transition
between adjacent levels can be modeled as in [19],
Esw =
VZ/2 · I2sw
2 · si +
(VZ/2)
2 · |Isw|
2 · sv , (9)
where Isw is the current being switched and si, sv are the
current and voltage transition slopes, respectively, which are
assumed to be constant during a transition and independent of
Isw and VZ .
With the previous assumptions, Esw is obtained as the
addition of |Isw| and I2sw with different weighting factors.
These weighting factors are unknown because they depend on
the specific device selection and other converter implemen-
tation details. Therefore, following the optimization problem
decoupling approach explained above, two different switching-
losses-related objective functions can be proposed: one involv-
ing the addition of |Isw| for all leg level transitions within a
switching cycle and another one involving the addition of I2sw
for all leg level transitions within a switching cycle.
However, if real diodes are considered, the losses in Type I
transitions increase due to diode reverse recovery. In addition,
the losses in Type II transitions can be very small for small
currents. Thus, this implies a higher penalty for Type I
transitions compared to Type II. This is reflected in the final
proposed objective functions
F2 =
∑
Ts
|Isw,I|+ K ·
∑
Ts
|Isw,II|
F3 =
∑
Ts
I2sw,I + K ·
∑
Ts
I2sw,II,
(10)
where Isw,I and Isw,II are equal to the transition current for Type
I and Type II transitions, respectively, in each phase leg and
within a switching cycle, and constant K ∈ ]0, 1[ is introduced
in order to prioritize the minimization of Type I transition
losses in front of Type II transition losses. A value of K = 0.1
will be considered throughout the paper.
C. Optimization Process
Objective functions F1, F2, and F3 are minimized indepen-
dently using the numerical computation algorithms provided
by Matlab’s Global Optimization Toolbox. The optimization
problems are
min(Ff ) = Ff (Xf ), (11)
where f ∈ {1, 2, 3} and Xf = {αa1,αa2,αb1,αb2,ϕ}f is Ff
optimum solution at a given operating point defined by V ∗A ,
V ∗B , and P
∗.
The constraint equations are
0◦ ≤ αz1 ≤ αz2 ≤ 90◦
0◦ ≤ ϕ ≤ 90◦
P = P ∗.
(12)
The optimum Ff switching angles {αa1,αa2,αb1,αb2}f for
each working point, are presented in Fig. 10 as a function
of Ff optimum phase shift ({ϕ}f ). In all cases, P increases
monotonically and non-linearly as {ϕ}f increases.
The optimum switching angles present certain patterns that
are similar among all Ff . First, in each Ff , a symmetry can
be identified between a- and b-side optimum switching angles,
that can be expressed as {αa1,αa2}f |d = {αb1,αb2}f |(1/d).
Second, in all Ff solutions, for d 6= 1, αz1 begins at nearly
0◦ and increases, and αz2 begins at nearly 90◦ and decreases.
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Fig. 10. Switching angle values (left axis on each subfigure) and transferred power (right axis) as a function of phase shift. (a) Solution that minimizes F1.
(b) Solution that minimizes F2. (c) Solution that minimizes F3. (d) Proposed practical solution.
Fig. 11. Practical switching angles as a function of ϕ.
Both angles present a trend change at approximately the same
phase shift value (ϕz,th,f in Fig. 10). Eventually, they both
increase until reaching 90◦. ϕz,th,f is equal to 0◦ when d = 1,
and increases as d departs from 1. For d > 1, ϕa,th,f < ϕb,th,f ,
and for d < 1, ϕa,th,f > ϕb,th,f .
It is interesting to note that for d = 1 the optimum
solution for F1 sets all switching angles to 90◦, producing pure
square voltage waveforms in va and vb as in a conventional
2L DAB operated with PSM. This occurs because in this
case, for a given transferred power value, maximizing the
amplitude of va and vb fundamental components minimizes the
required transformer rms current value, therefore minimizing
conduction losses. This is consistent with previous studies on
the 2L DAB case [4].
D. Practical Solution
The optimal switching angles as a function of ϕ of the three
formulated optimization problems shown in Fig. 10, present a
common pattern, as discussed above. Fig. 11 aims to repro-
duce this pattern through the plot of the unlimited variables{
αz1,αz2
}
PrS. These are the switching angles defined by our
proposed practical solution, which can be expressed as
{
αz1
}
PrS =

0◦ +
αz,th
ϕz,th
·ϕ, ϕ < ϕz,th
αz,th +
90◦ − αz,th
90◦ −ϕz,th (ϕ−ϕz,th) , ϕ ≥ ϕz,th
{
αz2
}
PrS =

90◦ − 90
◦ − αz,th
ϕz,th
·ϕ, ϕ < ϕz,th
αz,th +
90◦ − αz,th
90◦ −ϕz,th (ϕ−ϕz,th) , ϕ ≥ ϕz,th,
(13)
where 
ϕa,th = Kϕ,th ·
∣∣1− 1/d2∣∣
ϕb,th = Kϕ,th ·
∣∣1− d2∣∣
αz,th = 90
◦ −Kα,th ·ϕz,th
(14)
and Kϕ,th is a constant that forces a ϕz,th value close to ϕz,th,f
in Fig. 10 for all the considered d values in the optimization
process. To guarantee the converter capability to transfer
maximum power, ϕz,th has to be limited to ϕmax < 90◦. From
(14), it can be derived that for
d ∈
[
(1 +ϕmax/Kϕ,th)
− 12 , (1 +ϕmax/Kϕ,th)
1
2
]
, (15)
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Fig. 12. Objective function values as a function of P for solutions Xf , XPrS, and XPSM. (a) F1. (b) F2. (c) F3.
then ϕz,th ≤ ϕmax. Otherwise, for d values outside this
range, the maximum value of ϕz,th = ϕmax will have to be
enforced. For instance, if Kϕ,th = 50◦, Kα,th = 0.2, and
ϕmax = 80
◦, the range defined in (15) is d ∈ [0.62, 1.61].
Fig. 10(d) presents the practical angle values for the previous
set of practical solution parameter values, which provide a
good approximation of the optimum solutions.
In practice, the required blanking time (tb) between the turn-
off of a switch and the turn-on of another in a switching
transition, forces a minimum margin between αz1 and αz2,
defined as
∆αz,min = αz2 − αz1 = tb · fs · 360◦. (16)
This restriction is illustrated in the limited
{
αz1,αz2
}
PrS in
Fig. 11.
The above modulation strategy can be implemented into a
single field-programmable gate array (FPGA) together with
the capacitor voltage balancing control and the output dc-link
voltage control.
E. Comparison of the Practical Solution and F1, F2, F3
Optimum Solutions
To evaluate the suitability of the proposed practical solution,
the value of the objective functions obtained with the unlimited
practical solution, illustrated in Fig. 10(d), (Ff (XPrS)) are
compared with the optimum values of the objective func-
tions (Ff (Xf )) and with the values of the objective func-
tions obtained when using the PSM in the present converter
(Ff (XPSM)). These results are presented in Fig. 12 as a
function of P . Solution XPSM, ∀d, is the same as the practical
solution for d = 1, shown in Fig. 10(d).
The base voltage, current, and power values are
Vbase = VA
Ibase = VA/(2pifs · L)
Pbase = V
2
A /(2pifs · L).
(17)
As it can be observed in Fig. 12(a), F1(XPrS) is very close
to the minimum possible value (F1(X1)) and is lower than
F1(XPSM), especially at low-to-medium powers. Only for very
low powers, F1(XPrS) is not close to the minimum.
In Fig. 12(b), for low-to-medium powers, F2(XPrS) is
greater than the minimum (F2(X2)) but significantly lower
than F2(XPSM). These differences increase for d << 1 and
d >> 1.
In Fig. 12(c), F3(XPrS) is very close to the minimum
(F3(X3)) for the whole d range, and lower than F3(XPSM)
for d 6= 1 and low-to-medium powers.
In conclusion, the proposed practical solution is expected
to achieve lower conduction and switching losses than PSM
for low-to-medium powers when d 6= 1. Also, if in (9) I2sw
influence is higher than |Isw| influence due to constructive
parameters of the converter, then the switching losses will be
very close to the minimum. At high powers and also in all the
power range for d = 1 , both the practical and PSM solutions
are close to or equal to the minimum possible conduction and
switching losses.
V. SIMULATION AND EXPERIMENTAL RESULTS
Simulation and experimental tests have been carried out to
prove the effectiveness of the proposed practical solution. A
Matlab-Simulink lossless model of the converter in Fig. 1 is
used to perform the simulations. All simulations assume n = 1
and Cz = 100µF. Fig. 13 presents the 3L DAB converter
prototype used in the experiments, which is implemented using
four 3L ANPC legs (Fig. 9) with 100 V - 20 A MOSFETs.
The prototype is built with four-level boards where only the
six required devices for 3L legs are populated. The control
and modulation is implemented using dSpace processor board
DS1006 and two synchronized dSpace digital waveform output
boards DS5101 (each contains an FPGA). As the selected
operating fs increases, the size of the required passive compo-
nents (capacitors and transformer) decreases while switching
losses increase. For the selected prototype devices, the fs
value that represents a good trade-off solution, maximizing the
converter power density, would be relatively high. However,
due to control platform limitations, the experimental prototype
in Fig. 13 has been designed to operate at fs = 10 kHz, which
This is the author's version of an article that has been published in this journal. Changes were made to this version by the publisher prior to publication.
The final version of record is available at http://dx.doi.org/10.1109/TIE.2015.2480753
Copyright (c) 2015 IEEE. Personal use is permitted. For any other purposes, permission must be obtained from the IEEE by emailing pubs-permissions@ieee.org.
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS 9
Fig. 13. Three-level DAB prototype. Components: FDPF3860T MOSFETs,
Cz = 103.4µF, n = 1, L = 300µH, transformer magnetizing inductance
Lm = 12 mH, HCPL-316J gate drivers, and compact and internal gate driver
power supply circuits as described in [20].
is the maximum fs that can be safely reached. The aim of
the prototype is to allow an experimental proof of concept,
in particular regarding the feasibility of achieving capacitor
voltage balancing control.
In all simulations and experiments, a dc voltage source
is connected across the a-side dc-link and a resistive load
across the b-side dc-link. A simple proportional compensator
has been used for the capacitor voltage balancing control
presented in Fig. 6. A proportional-integral compensator has
been used for the regulation of the load voltage VB. All
compensator parameters have been tuned through simulation
and experiments to obtain an acceptable performance and
stable behavior.
A. Steady State Results
The converter is controlled at fs = 10 kHz with the
proposed limited practical solution presented in Section IV-D
and ∆αz,min = 2.52◦, ∀z. The balancing control presented in
Section III is also enabled. The steady-state behavior at two
working points is analyzed: WP1 with d = 1 (VA = 100 V,
VB = 100 V) and ϕ = 60◦; WP2 with d = 1.5 (VA = 80 V,
VB = 120 V) and ϕ = 30◦. Fig. 14 presents the simulation
results for the relevant voltage and current waveforms. It can
be observed that both dc links have capacitor voltage balance,
since va and vb present voltage steps of equal amplitude. The
red and green dots indicate when a transition is of Type I or
Type II, respectively. Fig. 15 shows the experimental results
for the same working points and conditions of Fig. 14. Both
the simulation and experimental waveforms are in close agree-
ment. Dc-link capacitor voltage balancing is also achieved.
Table I presents a comparison of the analytical, simulation,
and experimental values of the three objective functions for
both working points. The results are again fairly similar.
Fig. 16 compares the power loss (Ploss) and efficiency (η)
of a 3L DAB operated with 100 V MOSFETs (FDPF3860T,
on resistance RDS,on = 30 mΩ) and the proposed modulation
strategy from Section IV-D and a 2L DAB operated with
200 V MOSFETs (STF20NF20, RDS,on = 100 mΩ) and two
possible modulation strategies (PSM and TRM-TZM [9]).
TABLE I
OBJECTIVE FUNCTION VALUES COMPARISON
WP1
F1 F2 F3
Anal. 0.92 pu 1.62 pu 1.64 pu
Sim. 0.93 pu 1.62 pu 1.65 pu
Exp. 0.95 pu 1.67 pu 1.76 pu
WP2
Anal. 0.56 pu 0.94 pu 0.38 pu
Sim. 0.56 pu 0.94 pu 0.38 pu
Exp. 0.57 pu 0.81 pu 0.38 pu
Only semiconductor device losses (conduction and switching)
are considered and a wide operating range at fs = 100 kHz
is explored. The comparison has been performed combining
simulation and experimental data. The system is simulated
in MATLAB-Simulink. Conduction losses are then calculated
from the simulated semiconductor current values and the
datasheet RDS,on value. Switching losses are calculated from
the simulated current values and the expression in (18).
Coefficients a, b, and c depend on the device, the type of
switching transition, and the value of the blocking voltage
VDS. A suitable set of coefficient values for each different
case has been obtained from the switch and diode energy loss
during switching transitions experimentally measured using a
double pulse board at different blocking voltages VDS, over
the full current range up to 16 A, and with a gate resistance
Rg = 6.6 Ω. For example, Table II presents the value of these
coefficients for the nominal VDS value that together with (18),
approximate the experimentally measured losses (in both the
switch and diode, at turn-on (Eon) and turn-off (Eoff) transi-
tions, involving one or two diodes (”1d”, ”2d”)) with a coef-
ficient of determination (R2) higher than 90 % for the switch
and higher than 70 % for the diode. Similar sets of coefficient
values have been obtained for VDS = {40, 44.5, 55, 60}V for
FDPF3860T and VDS = {80, 89, 110, 120}V for STF20NF20.
For currents below 2 A, a simple linear regression has been
applied to compute diode turn-off losses.
Esw = a · I2sw + b · |Isw|+ c [µJ]. (18)
It can be observed in Fig. 16 that both conduction and
switching losses are lower in the 3L DAB case, leading to
a higher efficiency.
Table III presents a comparison of the practical solution
(PrS) and a global optimum (GO) obtained through the mini-
mization of a function defined by the addition of all converter
TABLE II
SWITCHING LOSS COEFFICIENTS
FDPF3860T
@ VDS = 50 V
STF20NF20
@ VDS = 100 V
a b c a b c
Switch
Eon,1d 0 0.548 0 0 8.059 0
Eon,2d 0 0.604 0 - - -
Eoff,1d 0.046 -0.192 0.398 0.088 0.053 0
Eoff,2d 0.04 -0.173 0.23 - - -
Diode
Eoff,1d 0 0.131 2.366 0 2.466 16.55
Eoff,2d 0 0.145 2.984 - - -
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semiconductor losses (conduction and switching) in the same
conditions as in Fig. 16. The comparison is performed under
nine working points. Although differences appear in some
switching angles, the efficiency results are in general almost
identical except for the cases with d 6= 1 and low power levels.
B. Transient Results
Fig. 17 and Fig. 18 present the experimental performance
of the system, with the load-voltage VB control enabled,
under different transients: a step in VB voltage reference (Fig.
17(a)), a step in the load (Fig. 17(b)), and a capacitor voltage
balancing transient (Fig. 18). In Fig. 17, all controls perform
satisfactorily, keeping the capacitor voltages balanced during
the transients. In Fig. 18, an initial unbalance in vCb1, vCb2 is
forced disabling the b-side capacitor voltage balancing control
and loading the b-side capacitors with two different resistance
values. Once the b-side balancing control is enabled, the
capacitor voltage balance is quickly recovered.
Further simulations results proving the effectiveness of the
capacitor voltage balancing control can be found in [15].
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TABLE III
COMPARISON OF PRACTICAL SOLUTION AND GLOBAL OPTIMUM
d P [W] αa1 αa2 αb1 αb2 η
1
100
PrS 79.2◦ 90◦ 79.2◦ 90◦ 99.17 %
GO 79.2◦ 90◦ 76.6◦ 87.4◦ 99.2 %
300
PrS 79.2◦ 90◦ 79.2◦ 90◦ 98.95 %
GO 79.2◦ 90◦ 79.2◦ 90◦ 98.95 %
500
PrS 79.2◦ 90◦ 79.2◦ 90◦ 97.68 %
GO 79.2◦ 90◦ 79.2◦ 90◦ 97.68 %
1.25
100
PrS 58.8◦ 87.6◦ 36.9◦ 87.6◦ 98.8 %
GO 79.2◦ 90◦ 43.3◦ 86.8◦ 99.31 %
300
PrS 79.2◦ 90◦ 77.3◦ 88.1◦ 98.45 %
GO 79.2◦ 90◦ 66.2◦ 90◦ 98.58 %
500
PrS 79.2◦ 90◦ 79.2◦ 90◦ 97.42 %
GO 79.2◦ 90◦ 73.2◦ 90◦ 97.44 %
1.5
100
PrS 48.5◦ 86.8◦ 19.8◦ 86.8◦ 98.1 %
GO 79.2◦ 90◦ 26◦ 83.1◦ 99.19 %
300
PrS 79.2◦ 90◦ 43.8◦ 82.9◦ 98.02 %
GO 79.2◦ 90◦ 54.4◦ 84.5◦ 98.09 %
500
PrS 79.2◦ 90◦ 69.6◦ 80.4◦ 96.87 %
GO 79.2◦ 90◦ 66.6◦ 90◦ 96.9 %
VI. CONCLUSION
The presented paper constitutes a preliminary study to show
the feasibility and potential advantages of replacing the 2L
legs of the conventional DAB dc-dc converter by 3L legs,
in any application where this converter is of interest. A 3L
NPC DAB dc-dc converter has been proposed and studied. An
effective modulation scheme with nine independent variables
has been first defined. Four variables are employed to design
a dc-link capacitor voltage balancing control. The remaining
five variables are employed to control the power flow and
minimize the predominant converter losses. The pattern of
the optimum value of these last variables has been explored
through the analysis of three decoupled optimization problems.
Finally, simple and practical closed-form expressions of these
modulation parameters have been provided, representing this
modulation a good trade-off between pattern simplicity and
accuracy of approximation to the three individual optimum
solutions.
From the analytical, simulation, and experimental results, it
is concluded that it is feasible to implement a DAB dc-dc con-
verter from 3L NPC-type legs. The capacitor voltage balancing
can be guaranteed for all operating conditions with the proper
modulation and control. In addition, the ML topology provides
benefits compared with the conventional 2L DAB converter;
namely, an increase in the total dc-link voltage for a given
semiconductor technology, the possibility of using lower-
voltage-rated semiconductor devices with better performance
figures for a given dc-link voltage, lower converter losses
(especially for d 6= 1), and lower transformer-current harmonic
distortion which leads to lower magnetic losses. Since the
topology only increases the number of semiconductors (not the
overall size of the passive components storing energy), highly
compact implementations can be envisioned, with a better
loss spreading and reduced heat sink requirements, and the
overall cost could be competitive if popular devices were used
(a)
(b)
Fig. 17. Experimental results for vCa1, vCa2, vCb1, vCb2, and ia with the
proposed modulation in the following conditions: VA = 100 V, fs = 10 kHz,
Kϕ,th = 50, Kα,th = 0.2, ∆αz,min = 2.52◦, and capacitor voltage balancing
control enabled. (a) Transient response for a step change in VB reference value
from 100 V to 125 V (RB = 132 Ω). (b) Transient response for a step change
in the load RB from 132 Ω to 66 Ω.
Fig. 18. Experimental results for vCa1, vCa2, vCb1, vCb2, and ia under a
capacitor voltage balance recovery transient with the proposed modulation in
the following conditions: VA = 100 V, RB = 132 Ω, fs = 10 kHz, Kϕ,th =
50, Kα,th = 0.2, ∆αz,min = 2.52◦, and a-side capacitor voltage balancing
control enabled.
with good performance and low cost due to scale economies.
However, the advantages obtained may or may not compensate
the drawbacks (increased number of devices, increased control
complexity, etc.) depending on the specific application. The
optimum number of levels, representing a good trade-off
between performance and practicability, will ultimately depend
on the particularities of each specific application and the
current state of the art in power semiconductor technology.
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